Job Details: Job Description: Performs integration of cell libraries, functional units, and partitions into subsystems or full chip SoC designs. Conducts the subsystem/full chip layout, integration, verification, and signoff, including formal equivalence verification, static timing analysis, reliability verificatio...